## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Applica	tion of:	PATENT APPLICATION
Inventors:	Jong-Jan Lee and Sheng Teng Hsu	
Serial No.:	Not Yet Assigned	Attorney Docket No.
Filed:	Herewith	)
Title:	FABRICATION OF SILICON-ON-) NOTHING (SON) MOSFET FABRICATION USING SELECTIVE ETCHING Si <sub>1-X</sub> Ge <sub>X</sub> LAYER	

Honorable Commissioner for Patents Alexandria, VA 22313-1450

## INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97

Sir:

Listed on attached Form PTO-1449 is information submitted pursuant to 37 C.F.R. §1.56. A copy of each listed publication is submitted herewith.

Applicant respectfully requests that the listed information be considered by

the Examiner and made of record in the above-identified application.

Respectfully submitted

akid C. Ripma` Reg. No. 27,672

David C. Ripma, Patent Counsel Sharp Laboratories of America, Inc.

5750 NW Pacific Rim Boulevard, Camas, WA 98607

Telephone: (360) 834-8754

Facsimile:

(360) 817-8505

_		
	_	

1449A/PTO Rev. 10/95		U.S. Department of Commerce Patent and Trademark Office		Complete if Known			
1107. 10,00		•		Application Number			
LIS	ST OF PRIO	RA	RT CITED	Filing Date	07-22-03		
BY APPLICANT  (use as many sheets as necessary)				First Named Inventor	Jong-Jan Lee		
				Group Art Unit			
				Examiner Name			
Sheet	1	of	1	Attorney Docket No.	SLA.0696		

	U.S. PATENT DOCUMENTS								
Examiner Initials	Cite No.1	U.S. Patent Document Kind Number Code <sup>2</sup> (if known)	Name of Patentee or Applicant of Cited Document	Date of Publication of Cited Document MM-DD-YY	Pages, Columns, Lines, Where Relevant Passages or Figures Appear				

FOREIGN PATENT DOCUMENTS								
Examiner Initials	Cite	Foreign Patent Dcument		Name of Patentee or Applicant	Date of Publication of Cited Document	Pages, Columns, Lines, Where Relevant	T⁵	
		Office <sup>3</sup> Code <sup>5</sup>	Number⁴	Kind	of Cited Document	MM-DD-YY	Passages or Figures Appear	

OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS						
Examiner Initials	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, country where published, source.	T²			
		M. JURCZAK ET AL., SON (Silicon on Nothing) - A New Device Architecture for the ULSI Era, VLSI Tech. Dig., p.29, (1999).				
		R. KOH, Buried Layer Engineering to Reduce the Drain-Induced Barrier Lowering of Sub-0.05um SOI-MOSFET Jpn. J. Appl. Phys., Vol. 38, P. 2294 (1999)				
		M. JURCZAK, ET AL., Silicon-on-Nothing (SON) - an innovative Process for Advanced CMOS, IEEE Trans. El. Dev. Vol. 47, pp2179-2187 (2000).				
		R. CHAU ET AL., A 50nm Depleted-Substrate CMOS Transistor, IEDM, p. 621, 2001.				
		T. SATO ET AL., SON (Silicon on Nothing) MOSFET Using ESS (Empty Space in Silicon) Technique for SoC Application, IEDM, p. 809, 2001.				

		 T	1
Exan	niner	Date	
1		1	
Signa	ature	Considered	1

Examiner. Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not

considered. Include copy of this form with next communication to applicant.

¹Unique citation designation number. ²See attached Kinds of U.S. Patent Documents. ³Enter Office that issued the document, by the two letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁴Applicant is to place a check mark here if English language Translation is attached